## Single Supply, Low Power, Triple Video Amplifier

 AD8013
## FEATURES

Three Video Amplifiers in One Package
Drives Large Capacitive Load
Excellent Video Specifications ( $\mathrm{R}_{\mathrm{L}}=150 \Omega$ )
Gain Flatness $\mathbf{0 . 1 ~ d B}$ to $\mathbf{6 0 ~ M H z}$
0.02\% Differential Gain Error
$0.06^{\circ}$ Differential Phase Error
Low Power
Operates on Single +5 V to +13 V Power Supplies
4 mA/Amplifier Max Power Supply Current
High Speed
140 MHz Unity Gain Bandwidth (3 dB)
Fast Settling Time of 18 ns (0.1\%)
1000 V/ $\mu \mathrm{s}$ S Sew Rate
High Speed Disable Function per Channel Turn-Off Time 30 ns
Easy to Use
95 mA Short Circuit Current
Output Swing to Within 1 V of Rails
APPLICATIONS
LCD Displays
Video Line Driver
Broadcast and Professional Video
Computer Video Plug-In Boards
Consumer Video
RGB Amplifier in Component Systems

## PRODUCT DESCRIPTION

The AD 8013 is a low power, single supply, triple video amplifier. E ach of the three amplifiers has 30 mA of output current, and is optimized for driving one back terminated video load ( $150 \Omega$ ) each. E ach amplifier is a current feedback amplifier and features gain flatness of 0.1 dB to 60 M Hz while offering


Fine-Scale Gain Flatness vs. Frequency, $G=+2, R_{L}=150 \Omega$
REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

## PIN CONFIGURATION <br> 14-Pin DIP \& SOIC Package


differential gain and phase error of $0.02 \%$ and $0.06^{\circ}$. This makes the AD 8013 ideal for broadcast and professional video electronics.

The AD 8013 offers low power of 4 mA per amplifier max and runs on a single +5 V to +13 V power supply. The outputs of each amplifier swing to within one volt of either supply rail to easily accommodate video signals. The AD 8013 is unique among current feedback op amps by virtue of its large capacitive load drive. E ach op amp is capable of driving large capacitive loads while still achieving rapid settling time. For instance it can settle in 18 ns driving a resistive load, and achieves 40 ns ( $0.1 \%$ ) settling while driving 200 pF .
The outstanding bandwidth of 140 M Hz along with $1000 \mathrm{~V} / \mathrm{\mu s}$ of slew rate make the AD 8013 useful in many general purpose high speed applications where a single +5 V or dual power supplies up to $\pm 6.5 \mathrm{~V}$ are required. Furthermore the AD 8013's high speed disable function can be used to power down the amplifier or to put the output in a high impedance state. This can then be used in video multiplexing applications. The AD8013 is available in the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


Channel Switching Characteristics for a 3:1 Mux
© Analog Devices, Inc., 1995

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

## AD8013- SPECIFICATIONS <br> (@ $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\text {LOAD }}=150 \Omega$, unless otherwise noted)

| Model | Conditions | $\mathbf{V}_{\text {s }}$ | AD8013A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE <br> Bandwidth (3 dB) <br> Bandwidth ( 0.1 dB ) <br> Slew Rate <br> Settling Time to 0.1\% | No Peaking, G $=+2$ <br> N o Peaking, G = +2 <br> N o Peaking, G $=+2$ <br> No Peaking, G = +2 <br> 2 V Step <br> 6 V Step <br> 0 V to +2 V <br> 4.5 V Step, $\mathrm{C}_{\text {LOAD }}=200 \mathrm{pF}$ <br> $\mathrm{R}_{\text {LOAD }}>1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{FB}}=4 \mathrm{k} \Omega$ | $\begin{aligned} & +5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 100 \\ & 110 \\ & \\ & 600 \end{aligned}$ | $\begin{aligned} & 125 \\ & 140 \\ & 50 \\ & 60 \\ & 400 \\ & 1000 \\ & 18 \\ & 40 \end{aligned}$ |  | M Hz <br> MHz <br> MHz <br> MHz <br> V/us <br> $\mathrm{V} / \mu \mathrm{S}$ <br> ns <br> ns |
| NOISE/HARMONIC PERFORMANCE <br> Total H armonic D istortion <br> Input Voltage N oise <br> Input Current N oise <br> D ifferential $G$ ain $\left(R_{L}=150 \Omega\right)$ <br> D ifferential Phase ( $\mathrm{R}_{\mathrm{L}}=150 \Omega$ ) | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{f}=10 \mathrm{kHz}\left(-\mathrm{I}_{\text {IN }}\right) \\ & \mathrm{f}=3.58 \mathrm{MHz}, \mathrm{G}=+2 \\ & \mathrm{f}=3.58 \mathrm{MHz}, \mathrm{G}=+2 \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}^{1} \\ & \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}^{1} \\ & \pm 5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & -76 \\ & -66 \\ & 3.5 \\ & 12 \\ & 0.05 \\ & 0.02 \\ & 0.06 \\ & 0.06 \end{aligned}$ | $\begin{aligned} & \\ & 0.05 \\ & 0.12 \end{aligned}$ | dBc <br> dBC <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> \% <br> \% <br> D egrees <br> D egrees |
| DC PERFORMANCE <br> Input Offset Voltage Offset Drift Input Bias C urrent (-) Input Bias C urrent ( + ) Open-L oop T ransresistance | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 650 \\ & 550 \\ & 800 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 2 \\ & 7 \\ & 2 \\ & 3 \\ & 800 \\ & \\ & 1.1 \mathrm{M} \\ & 650 \end{aligned}$ | $\begin{aligned} & 5 \\ & 10 \\ & 15 \end{aligned}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> k $\Omega$ <br> k $\Omega$ <br> $\Omega$ <br> $\mathrm{k} \Omega$ |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input C apacitance <br> Input C ommon-M ode Voltage Range <br> Common-M ode Rejection Ratio <br> Input Offset Voltage <br> Input Offset Voltage <br> -Input Current <br> +I nput Current | +Input <br> -Input | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V} \\ & \\ & +5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \end{aligned}$ | 1.2 <br> 52 <br> 52 | $\begin{aligned} & 200 \\ & 150 \\ & 2 \\ & 3.8 \\ & \\ & 56 \\ & 56 \\ & 0.2 \\ & 5 \end{aligned}$ | $3.8$ $0.4$ $7$ | $\mathrm{k} \Omega$ <br> $\Omega$ <br> pF <br> $\pm$ V <br> $+V$ <br> dB <br> dB <br> $\mu \mathrm{A} / \mathrm{V}$ <br> $\mu \mathrm{A} / \mathrm{V}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ <br> Output Current <br> Short-Circuit Current Capacitive Load Drive | $\begin{aligned} & V_{O L}-V_{E E} \\ & V_{C C}-V_{O H} \\ & V_{O L}-V_{E E} \\ & V_{C C}-V_{O H} \end{aligned}$ | $\begin{aligned} & +5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \end{aligned}$ | 25 | $\begin{aligned} & 0.8 \\ & 0.8 \\ & 1.1 \\ & 1.1 \\ & 30 \\ & 30 \\ & 95 \\ & 1000 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.3 \\ & 1.3 \end{aligned}$ | V <br> V <br> V <br> V <br> mA <br> mA <br> mA <br> pF |
| MATCHING CHARACTERISTICS <br> D ynamic <br> C rosstalk <br> G ain F latness M atch <br> DC <br> Input Offset Voltage <br> - Input Bias C urrent | $\begin{aligned} & G=+2, f=5 \mathrm{MHz} \\ & \mathrm{f}=20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & +5 \mathrm{~V}, \pm 5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 70 \\ & 0.1 \\ & 0.3 \\ & 1.0 \end{aligned}$ |  | dB <br> dB <br> mV <br> $\mu \mathrm{A}$ |


| Model |  |  |  | AD8013 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Conditions | $\mathrm{V}_{\text {S }}$ | Min | Typ | Max | Units |
| POWER SUPPLY |  |  |  |  |  |  |
| Operating R ange | Single Supply |  | +4.2 |  | +13 | V |
|  | Dual Supply |  | $\pm 2.1$ |  | $\pm 6.5$ | V |
| Quiescent C urrent/Amplifier |  | +5V |  | 3.0 | 3.5 | mA |
|  |  | $\pm 5 \mathrm{~V}$ |  | 3.4 | 4.0 | mA |
|  |  | $\pm 6.5 \mathrm{~V}$ |  | 3.5 |  | mA |
| Quiescent C urrent/Amplifier | Power Down | $+5 \mathrm{~V}$ |  | 0.25 | 0.35 | mA |
|  |  | $\pm 5 \mathrm{~V}$ |  | 0.3 | 0.4 | mA |
|  |  |  |  |  |  |  |
| Input Offset Voltage <br> -Input Current | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ | +5V, $\pm 5 \mathrm{~V}$ | 70 | 76 0.03 | 0.2 | ${ }_{\mu \mathrm{A} / \mathrm{V}}^{\text {d }}$ |
| +Input Current |  | $+5 \mathrm{~V}, \pm 5 \mathrm{~V}$ |  | 0.07 | 1.0 | $\mu \mathrm{A} / \mathrm{N}$ |
| DISABLE CHARACTERISTICS |  |  |  |  |  |  |
| Off Isolation | $\mathrm{f}=6 \mathrm{MHz}$ | +5V, $\pm 5 \mathrm{~V}$ |  | -70 |  | dB |
| Off Output Impedance | $\mathrm{G}=+1$ | $+5 \mathrm{~V}, \pm 5 \mathrm{~V}$ |  | 12 |  | pF |
| Turn-On Time |  |  |  | 50 |  | ns |
| T urn-Off Time |  |  |  | 30 |  | ns |
| Switching Threshold |  | $-\mathrm{V}_{5}+\mathrm{xV}$ | 1.3 | 1.6 | 1.9 | v |

## NOTES

${ }^{1} T$ he test circuit for differential gain and phase measurements on $\mathrm{a}+5 \mathrm{~V}$ supply is ac coupled.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS ${ }^{\mathbf{1}}$

Supply Voltage ................................... 13.2 V T otal Internal Power Dissipation ${ }^{2}$

Plastic (N ) . . . . . . . . . 1.6 W atts (O bserve D erating C urves)
Small Outline (R) . . . . 1.0 W atts (O bserve D erating Curves) Input Voltage (Common M ode) . . L ower of $\pm \mathrm{V}_{\mathrm{S}}$ or $\pm 12.25 \mathrm{~V}$ D ifferential Input Voltage ........ O utput $\pm 6$ V (Clamped) Output Voltage Limit

M aximum . . . . . . . . . L Lower of ( +12 V from $-\mathrm{V}_{\mathrm{S}}$ ) or $\left(+\mathrm{V}_{\mathrm{S}}\right)$
M inimum . . . . . . . . . . Higher of ( -12.5 V from $+\mathrm{V}_{\mathrm{s}}$ ) or $\left(-\mathrm{V}_{\mathrm{S}}\right)$ Output Short Circuit Duration
 Operating T emperature Range
AD 8013A . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Lead Temperature R ange (Soldering 10 sec ) . . . . . . . . $+300^{\circ} \mathrm{C}$
NOTES
${ }^{1}$ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{2}$ Specification is for device in free air:
14-Pin Plastic DIP Package: $\theta_{\mathrm{JA}}=75^{\circ} \mathrm{C} / \mathrm{W}$ att
14-Pin SOIC Package: $\theta_{\mathrm{JA}}=120^{\circ} \mathrm{C} / \mathrm{W}$ att
ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Options |
| :--- | :--- | :--- | :--- |
| AD 8013AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Pin Plastic DIP | N-14 <br> AD 8013AR-14 |
| $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Pin Plastic SOIC | R-14 |  |
| AD 8013AR-14-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Pin Plastic SOIC | R-14 |
| AD 8013AR-14-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Pin Plastic SOIC | R-14 |
| AD 8013ACHIPS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | D ie Form |  |

## Maximum Power Dissipation

The maximum power that can be safely dissipated by the AD 8013 is limited by the associated rise in junction temperature. The maximum safe junction temperature for the plastic encapsulated parts is determined by the glass transition temperature of the plastic, about $150^{\circ} \mathrm{C}$. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for an extended period can result in device failure.

While the AD 8013 is internally short circuit protected, this may not be enough to guarantee that the maximum junction temperature is not exceeded under all conditions. To ensure proper operation, it is important to observe the derating curves.
It must also be noted that in (noninverting) gain configurations (with low values of gain resistor), a high level of input overdrive can result in a large input error current, which may result in a significant power dissipation in the input stage. This power must be included when computing the junction temperature rise due to total internal power.


METALIZATION PHOTO
C ontact factory for latest dimensions.
Dimensions shown in inches and (mm).


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 8013 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Figure 1. Input Common-Mode Voltage Range vs. Supply Voltage


Figure 2. Output Voltage Swing vs. Supply Voltage


Figure 3. Output Voltage Swing vs. Load Resistance


Figure 4. Total Supply Current vs. J unction Temperature


Figure 5. Supply Current vs. Supply Voltage


Figure 6. Input Bias Current vs. J unction Temperature


Figure 7. Input Offset Voltage vs. J unction Temperature


Figure 8. Short Circuit Current vs. J unction Temperature


Figure 9. Closed-Loop Output Resistance vs. Frequency


Figure 10. Output Resistance vs. Frequency, Disabled State


Figure 11. Input Current and Voltage Noise vs. Frequency


Figure 12. Common-Mode Rejection vs. Frequency


Figure 13. Power Supply Rejection Ratio vs. Frequency


Figure 14. Open-Loop Transimpedance vs. Frequency (Relative to $1 \Omega$ )


Figure 15. Harmonic Distortion vs. Frequency


Figure 16. Slew Rate vs. Output Step Size


Figure 17. Large Signal Pulse Response, Gain $=+1$, ( $R_{F}=2 \mathrm{k} \Omega, R_{L}=150 \Omega, V_{S}= \pm 5 \mathrm{~V}$ )


Figure 18. Closed-Loop Gain and Phase vs. Frequency, $G=+1, R_{L}=150 \Omega$


Figure 19. Maximum Slew Rate vs. Supply Voltage


Figure 20. Small Signal Pulse Response, Gain $=+1$, ( $R_{F}=2 \mathrm{k} \Omega, R_{L}=150 \Omega, V_{S}= \pm 5 \mathrm{~V}$ )

AD8013


Figure 21. Large Signal Pulse Response, Gain $=+10$, $R_{F}=301 \Omega, R_{L}=150 \Omega, V_{S}= \pm 5 \mathrm{~V}$ )


Figure 22. Closed-Loop Gain and Phase vs. Frequency, $G=+10, R_{L}=150 \Omega$


Figure 23. Small Signal Pulse Response, Gain $=+10$, $\left(R_{F}=301 \Omega, R_{L}=150 \Omega, V_{S}= \pm 5 \mathrm{~V}\right)$


Figure 24. Large Signal Pulse Response, Gain $=-1$, $\left(R_{F}=698 \Omega, R_{L}=150 \Omega, V_{S}= \pm 5 \mathrm{~V}\right)$


Figure 25. Closed-Loop Gain and Phase vs. Frequency, $G=-1, R_{L}=150 \Omega$


Figure 26. Small Signal Pulse Response, Gain =-1, $\left(R_{F}=698 \Omega, R_{L}=150 \Omega, V_{S}= \pm 5 \mathrm{~V}\right)$


Figure 27. Closed-Loop Gain and Phase vs. Frequency, $G=-10, R_{L}=150 \Omega$

## General

T he AD 8013 is a wide bandwidth, triple video amplifier that offers a high level of performance on less than 4.0 mA per amplifier of quiescent supply current. The AD 8013 uses a proprietary enhancement of a conventional current feedback architecture, and achieves bandwidth in excess of 200 M Hz with low differential gain and phase errors, making it an extremely efficient video amplifier.
The AD 8013's wide phase margin coupled with a high output short circuit current make it an excellent choice when driving any capacitive load. High open-loop gain and low inverting input bias current enable it to be used with large values of feedback resistor with very low closed-loop gain errors.
It is designed to offer outstanding functionality and performance at closed-loop inverting or noninverting gains of one or greater.

## Choice of Feedback \& Gain Resistors

Because it is a current feedback amplifier, the closed-loop bandwidth of the AD 8013 may be customized using different values of the feedback resistor. T able I shows typical bandwidths at different supply voltages for some useful closed-loop gains when driving a load of $150 \Omega$.
The choice of feedback resistor is not critical unless it is important to maintain the widest, flattest frequency response. The resistors recommended in the table are those (chip resistors) that will result in the widest 0.1 dB bandwidth without peaking. In applications requiring the best control of bandwidth, $1 \%$ resistors are adequate. Package parasitics vary between the 14-pin plastic DIP and the 14-pin plastic SOIC, and may result in a slight difference in the value of the feedback resistor used to achieve the optimum dynamic performance. Resistor values and widest bandwidth figures are shown in parenthesis for the SOIC where they differ from those of the DIP. Wider bandwidths than those in the table can be attained by reducing the magnitude of the feedback resistor (at the expense of increased peaking), while peaking can be reduced by increasing the magnitude of the feedback resistor.
Increasing the feedback resistor is especially useful when driving large capacitive loads as it will increase the phase margin of the closed-loop circuit. (R efer to the section on driving capacitive loads for more information.)

To estimate the -3 dB bandwidth for closed-loop gains of 2 or greater, for feedback resistors not listed in the following table, the following single pole model for the AD 8013 may be used:

$$
A C L \simeq \frac{G}{1+S C_{T}\left(R_{F}+G n \text { rin }\right)}
$$

where: $\quad C_{T}=$ transcapacitance $\cong 1 \mathrm{pF}$
$R_{F}=$ feedback resistor
$G=$ ideal closed loop gain
$G n=\left(1+\frac{R_{F}}{R_{G}}\right)=$ noise gain
rin $=$ inverting input resistance $\cong 150 \Omega$
ACL = closed loop gain
The - 3 dB bandwidth is determined from this model as:

$$
f_{3} \simeq \frac{1}{2 \pi C_{T}\left(R_{F}+G n \text { rin }\right)}
$$

This model will predict -3 dB bandwidth to within about $10 \%$ to $15 \%$ of the correct value when the load is $150 \Omega$ and $V_{S}=$ $\pm 5 \mathrm{~V}$. F or lower supply voltages there will be a slight decrease in bandwidth. The model is not accurate enough to predict either the phase behavior or the frequency response peaking of the AD 8013.

It should be noted that the bandwidth is affected by attenuation due to the finite input resistance. Also, the open-loop output resistance of about $12 \Omega$ reduces the bandwidth somewhat when driving load resistors less than about $250 \Omega$. (Bandwidths will be about 10\% greater for load resistances above a few hundred ohms.)

Table I. -3 dB Bandwidth vs. Closed-Loop Gain and Feedback Resistor, $\mathrm{R}_{\mathrm{L}}=150 \Omega$ (SOIC)

| $\mathbf{V}_{\mathbf{S}}$ - Volts | Gain | $\mathbf{R}_{\mathbf{F}}-\mathbf{O h m s}$ | $\mathbf{B W}-\mathbf{M H z}$ |
| :--- | :--- | :--- | :--- |
| $\pm 5$ | +1 | 2000 | 230 |
|  | +2 | $845(931)$ | $150(135)$ |
|  | +10 | 301 | 80 |
|  | -1 | $698(825)$ | $140(130)$ |
|  | -10 | 499 | 85 |
| +5 | +1 | 2000 | 180 |
|  | +2 | $887(931)$ | $120(130)$ |
|  | +10 | 301 | 75 |
|  | -1 | $698(825)$ | $130(120)$ |
|  | -10 | 499 | 80 |

## Driving Capacitive Loads

When used in combination with the appropriate feedback resistor, the AD 8013 will drive any load capacitance without oscillation. The general rule for current feedback amplifiers is that the higher the load capacitance, the higher the feedback resistor required for stable operation. Due to the high open-loop transresistance and low inverting input current of the AD 8013, the use of a large feedback resistor does not result in large closedloop gain errors. Additionally, its high output short circuit current makes possible rapid voltage slewing on large load capacitors.
For the best combination of wide bandwidth and clean pulse response, a small output series resistor is also recommended. T able II contains values of feedback and series resistors which result in the best pulse responses. Figure 29 shows the AD 8013 driving a 300 pF capacitor through a large voltage step with virtually no overshoot. (In this case, the large and small signal pulse responses are quite similar in appearance.)


Figure 28. Circuit for Driving a Capacitive Load
Table II. Recommended Feedback and Series Resistors vs. C apacitive Load and Gain

|  |  | $\mathbf{R}_{\mathbf{S}}-\mathbf{O h m s}$ |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{C}_{\mathbf{L}} \mathbf{- p F}$ | $\mathbf{R}_{\mathbf{F}}-\mathbf{O h m s}$ | $\mathbf{G}=\mathbf{2}$ | $\mathbf{G} \geq \mathbf{3}$ |
| 20 | 2 k | 25 | 15 |
| 50 | 2 k | 25 | 15 |
| 100 | 3 k | 20 | 15 |
| 200 | 4 k | 15 | 15 |
| 300 | 6 k | 15 | 15 |
| $\geq 500$ | 7 k | 15 | 15 |



Figure 29. Pulse Response Driving a Large Load Capacitor. $C_{L}=300 \mathrm{pF}, G=+2, R_{F}=6 k, R_{S}=15 \Omega$

## Overload Recovery

The three important overload conditions are: input commonmode voltage overdrive, output voltage overdrive, and input current overdrive. When configured for a low closed-loop gain, the amplifier will quickly recover from an input commonmode voltage overdrive; typically in under 25 ns . W hen configured for a higher gain, and overloaded at the output, the recovery time will also be short. For example, in a gain of +10 , with $15 \%$ overdrive, the recovery time of the AD 8013 is about 20 ns (see Figure 30). F or higher overdrive, the response is somewhat slower. F or 6 dB overdrive, (in a gain of +10 ), the recovery time is about 65 ns .


Figure 30. 15\% Overload Recovery, $G=+10\left(R_{F}=300 \Omega\right.$, $R_{L}=1 \mathrm{k} \Omega, V_{S}= \pm 5 \mathrm{~V}$ )

As noted in the warning under "M aximum Power Dissipation," a high level of input overdrive in a high noninverting gain circuit can result in a large current flow in the input stage. Though this current is internally limited to about 30 mA , its effect on the total power dissipation may be significant.

## High Performance Video Line Driver

At a gain of +2 , the AD 8013 makes an excellent driver for a back terminated $75 \Omega$ video line (Figures 31, 32, and 33). Low differential gain and phase errors and wide 0.1 dB bandwidth can be realized. The low gain and group delay matching errors ensure excellent performance in RGB systems. Figures 34 and 35 show the worst case matching.


Figure 31. A Video Line Driver Operating at a Gain of +2 ( $R_{F}=R_{G}$ from Table I)


Figure 32. Closed-Loop Gain \& Phase vs. Frequency for the Line Driver


Figure 33. Fine-Scale Gain Flatness vs. Frequency, $G=+2, R_{L}=150 \Omega$


Figure 34. Closed-Loop Gain Matching vs. Frequency


Figure 35. Group Delay and Group Delay Matching vs. Frequency, $G=+2, R_{L}=150 \Omega$

## Disable Mode Operation

Pulling the voltage on any one of the Disable pins about 1.6 V up from the negative supply will put the corresponding amplifier into a disabled, powered down, state. In this condition, the amplifier's quiescent current drops to about 0.3 mA , its output becomes a high impedance, and there is a high level of isolation from input to output. In the case of the gain of two line driver for example, the impedance at the output node will be about the same as for a $1.6 \mathrm{k} \Omega$ resistor (the feedback plus gain resistors) in parallel with a 12 pF capacitor and the input to output isolation will be about 66 dB at 5 MHz .
Leaving the Disable pin disconnected (floating) will leave the corresponding amplifier operational, in the enabled state. The input impedance of the disable pin is about $40 \mathrm{k} \Omega$ in parallel with a few picofarads. When driven to 0 V , with the negative supply at -5 V , about $100 \mu \mathrm{~A}$ flows into the disable pin.
When the disable pins are driven by complementary output CM OS logic, on a single 5 V supply, the disable and enable times are about 50 ns . When operated on dual supplies, level shifting will be required from standard logic outputs to the Disable pins. Figure 36 shows one possible method which results in a negligible increase in switching time.

$\mathrm{V}_{1}$ HIGH => AMPLIFIER ENABLED $v_{1}$ LOW => AMPLIFIER DISABLED

Figure 36. Level Shifting to Drive Disable Pins on Dual Supplies
The AD 8013's input stages include protection from the large differential input voltages that may be applied when disabled. Internal clamps limit this voltage to about $\pm 3 \mathrm{~V}$. T he high input to output isolation will be maintained for voltages below this limit.

## 3:1 Video Multiplexer

Wiring the amplifier outputs together will form a $3: 1$ mux with excellent switching behavior. Figure 37 shows a recommended configuration which results in -0.1 dB bandwidth of 35 M Hz and OFF channel isolation of 60 dB at 10 M Hz on $\pm 5 \mathrm{~V}$ supplies. The time to switch between channels is about 50 ns . Switching time is virtually unaffected by signal level.


Figure 37. A Fast Switching 3:1 Video Mux (Supply Bypassing Not Shown)


Figure 38. Channel Switching Characteristic for the 3:1 Mux

## 2:1 Video Multiplexer

C onfiguring two amplifiers as unity gain followers and using the third to set the gain results in a high performance 2:1 mux (Figures 39 and 40). This circuit takes advantage of the very low crosstalk between Channels 2 and 3 to achieve the OFF channel isolation shown in Figure 40. T his circuit can achieve differential gain and phase of $0.03 \%$ and $0.07^{\circ}$ respectively.


Figure 39. 2:1 Mux with High Isolation and Low Differential Gain and Phase Errors


Figure 40. 2:1 Mux ON Channel Gain and Mux OFF Channel Feedthrough vs. Frequency

## Gain Switching

The AD 8013 can be used to build a circuit for switching between any two arbitrary gains while maintaining a constant input impedance. The example of Figure 41 shows a circuit for switching between a noninverting gain of 1 and an inverting gain of 1 . The total time for channel switching and output voltage settling is about 80 ns .


Figure 41. Circuit to Switch Between Gains of -1 and +1


Figure 42. Switching Characteristic for Circuit of Figure 41

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


